PIC18F8585T-I/PT【PDF 212/424 页】IC PIC MCU FLASH 24KX16 80TQFP

收藏本站

您好，
买卖IC网欢迎您。
请登录
免费注册

买卖IC网

Sheet目录3881

208页 209页 210页 211页 [212页]213页 214页 215页 216页

2004 Microchip Technology Inc.

DS30491C-page 27

PIC18F6585/8585/6680/8680

2.6.1

SYSTEM CLOCK SWITCH BIT

The system clock source switching is performed under

software control. The System Clock Switch bits,

SCS1:SCS0 (OSCCON<1:0>), control the clock switch-

ing. When the SCS0 bit is ‘0’, the system clock source

comes from the main oscillator that is selected by the

FOSC configuration bits in configuration register,

CONFIG1H. When the SCS0 bit is set, the system clock

source will come from the Timer1 oscillator. The SCS0

bit is cleared on all forms of Reset.

When FOSC bits are programmed for software PLL

mode, the SCS1 bit can be used to select between pri-

mary oscillator/clock and PLL output. The SCS1 bit will

only have an effect on the system clock if the PLL is

enabled (PLLEN = 1) and locked (LOCK = 1), else it will

be forced clear. When programmed with Configuration

Controlled PLL mode, the SCS1 bit will be forced clear.

REGISTER 2-1:

OSCCON REGISTER

Note:

The Timer1 oscillator must be enabled

and operating to switch the system clock

source. The Timer1 oscillator is enabled

by setting the T1OSCEN bit in the Timer1

Control register (T1CON). If the Timer1

oscillator is not enabled, then any write to

the SCS0 bit will be ignored (SCS0 bit

forced cleared) and the main oscillator will

continue to be the system clock source.

U-0

R/W-0

—

LOCK

PLLEN

SCS1

SCS0

bit 7

bit 0

bit 7-4

Unimplemented: Read as ‘0’

bit 3

LOCK: Phase Lock Loop Lock Status bit

= Phase Lock Loop output is stable as system clock

= Phase Lock Loop output is not stable and output cannot be used as system clock

bit 2

PLLEN(1): Phase Lock Loop Enable bit

= Enable Phase Lock Loop output as system clock

= Disable Phase Lock Loop

bit 1

SCS1: System Clock Switch bit 1

When PLLEN and LOCK bits are set:

= Use PLL output

= Use primary oscillator/clock input pin

When PLLEN or LOCK bit is cleared:

Bit is forced clear.

bit 0

SCS0(2): System Clock Switch bit 0

When OSCSEN configuration bit = 0 and T1OSCEN bit = 1:

= Switch to Timer1 oscillator/clock pin

= Use primary oscillator/clock input pin

When OSCSEN and T1OSCEN are in other states:

Bit is forced clear.

Note 1: PLLEN bit is ignored when configured for ECIO+PLL and HS+PLL. This bit is used

in ECIO+SPLL and HS+SPLL modes only.

2: The setting of SCS0 = 1 supersedes SCS1 = 1.

Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as ‘0’

- n = Value at POR

‘1’ = Bit is set

‘0’ = Bit is cleared

x = Bit is unknown

发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

*型号	*数量	厂商	批号	封装

添加更多采购

采购需求

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

我的联系方式